

**CLAIMS**

1. (currently amended) A method of manufacturing a semiconductor device comprising the steps of:

forming a gate structure on the silicon substrate;

forming an insulating layer on the gate structure;

forming an oxide layer on the insulating layer of the gate structure;

forming an insulating layer on a silicon substrate;

forming a contact hole in the insulating layer;

forming a silicon layer on a surface of the contact hole; and

forming a selective conductive plug in the contact hole having the silicon layer.

2. (cancelled).

3. (currently amended) The method of manufacturing a semiconductor device according to claim 1 ~~claim 2~~, wherein the oxide layer includes PE-USG oxide layer.

4. (currently amended) The method of manufacturing a semiconductor device according to claim 1 ~~2~~, wherein the step of forming the oxide layer on the insulating layer on the gate structure further comprises the steps of:

forming an oxide layer on the insulating layer including the contact hole;

and

selectively removing the oxide layer by using a wet etch process.

5. (Original) The method of manufacturing a semiconductor device according to claim 3, wherein the PE-USG oxide layer is formed by using  $\text{SiH}_4$  as a source gas and by combining  $\text{N}_2\text{O}$  or  $\text{O}_2$  therewith.

6. (previously presented) The method of manufacturing a semiconductor device according to claim 5, wherein the PE-USG oxide layer is deposited under the conditions that the flow rate of  $\text{SiH}_4$  is between 10 and 200 sccm, that the flowrate of  $\text{N}_2\text{O}$  and  $\text{O}_2$  is between 100 and 3000 sccm, the flowrate of He is between 0 and 1000 sccm, the pressure is between 0.1 and 50 Torr, the temperature is between 350 and 550°, and the power is between 100 and 1000W.

7. (Original) The method of manufacturing a semiconductor device according to claim 3, wherein the PE-USG oxide layer has a thickness of between 300 and 1000Å and step coverage is below 50%.

8. (currently amended) ~~A~~ The method of manufacturing a semiconductor device ~~according to claim 1, comprising the steps of:~~

forming an insulating layer on a silicon substrate;

forming a contact hole in the insulating layer;

forming a silicon layer on a surface of the contact hole; and

forming a selective conductive plug in the contact hole having the silicon layer, wherein the selective conductive plug is formed by growing a selective single crystal silicon and a selective polycrystalline silicon by using a LPCVD method or a UHVCVD method.

9. (previously presented) The method of manufacturing a semiconductor device according to claim 8, wherein a Si-H-Cl system is first used with the LPCVD method and a dichlorosilane  $H_2$ -HCl or methylsilane- $H_2$ -HCl gas system is then used.

10. (currently amended) The method of manufacturing a semiconductor device according to claim 9, wherein the dichlorosilane- $H_2$ -HCl gas system is applied under the conditions of temperature between 750 and 950°C, the pressure between 5 and 150 Torr, the flow rate of dichlorosilane between 0.1 and 1 slm, the flowrate of HCl between 0.1 and 1.0 slm, and the flowrate of  $H_2$  between 30 and 150 slm.

11. (previously presented) The method of manufacturing a semiconductor device according to claim 9, wherein the methylsilane- $H_2$ -HCl gas system is applied under the conditions of temperature between 750 and 950°C, the pressure between 5 and 150 Torr, the flow rate of methylsilane between 0.1 and 1 slm, the flowrate of HCl between 0.5 and 5.0 slm, and the flowrate of  $H_2$  between 30 and 150 slm.

12. (currently amended) The method of manufacturing a semiconductor device according to claim 12, wherein the insulating layer on the gate structure is a nitride layer.

13. (Original) The method of manufacturing a semiconductor device according to claim 4, wherein the oxide layer remains at a thickness of between 200 and 400 Å after the wet etch process.

14. (Original) The method of manufacturing a semiconductor device according to claim 1, wherein the silicon layer is a doped amorphous silicon layer.

15. (previously presented) The method of manufacturing a semiconductor device according to claim 14, wherein an in-situ cleaning process is performed prior to forming the doped amorphous silicon layer.

16. (Original) The method of manufacturing a semiconductor device according to claim 15, wherein the in-situ cleaning process is performed by using a RTP process.

17. (previously presented) The method of manufacturing a semiconductor device according to claim 14, wherein the doped amorphous silicon layer is deposited by using  $\text{SiH}_4$  and  $\text{H}_2$  gas, and the doping concentration of silicon is between 1 and  $2 \times 10^{20}$  atom/cc.

18. (previously presented) The method of manufacturing a semiconductor device according to claim 14, wherein the doped amorphous silicon layer is formed on the bottom of the contact hole and side thereof, or only on the side thereof.

19. (previously presented) The method of manufacturing a semiconductor device according to claim 18, wherein the doped amorphous silicon layer is removed from the surface of the substrate insulating layer, except from the bottom of contact hole and the sides thereof, by an etch process using HCl and under the conditions that the flow rate of HCl is between 0.1 and 1.0 slm, and a flowrate of  $\text{H}_2$

is between 1 and 10 slm, the pressure is between 10 and 500 Torr, and the temperature is between 750 and 950°C.

20. (Original) The method of manufacturing a semiconductor device according to claim 1, wherein the silicon layer is an amorphous silicon layer having a thickness of between 50 and 150Å.

21. (Original) The method of manufacturing a semiconductor device according to claim 8, wherein the UHV-CVD method is applied under the conditions that a H baking process or RTP cleaning process is performed at a temperature of between 850 and 950°C for 1 to 5 minutes, prior to forming the selective silicon plug.

22. (previously presented) The method of manufacturing a semiconductor device according to claim 8, wherein the selective conductive plug is deposited by using a  $\text{SiH}_6 + \text{Cl}_2 + \text{H}_2$  system under the conditions that the flow rate thereof is between 1 and 10 sccm and up to 20 sccm, respectively, using  $\text{H}_2$  which includes about 10%  $\text{PH}_3$  in-situ at a temperature of between 600 and 800°C and a pressure of between 1 and 50 Torr.

23. (Original) The method of manufacturing a semiconductor device according to claim 1, wherein the selective conductive plug is deposited in an UHV-CVD device for single wafer process and in a tube type UHV-CVD device for SEG.

24. (previously presented) The method of manufacturing a semiconductor device according to claim 23, wherein  $\text{GeH}_4$  gas is flowed at a rate of between 0 and 10 sccm in deposition of the selective conductive plug.

25. (previously presented) The method of manufacturing a semiconductor device according to claim 19, wherein the removal of the doped amorphous silicon layer comprises the steps of removing the doped amorphous silicon layer on the substrate insulating layer and on the bottom of the contact hole by using a dry etch process.